With operating frequencies entering the multi-gigahertz range, inductance is becoming an increasingly important consideration in design and analysis of on-chip interconnects. An overview is given of the extraction and analysis issues related to on-chip inductance effects, starting with a brief overview of Maxwell's equations.
With operating frequencies entering the multi-gigahertz range, inductance is becoming an increasingly important consideration in design and analysis of on-chip interconnects. An overview is given of the extraction and analysis issues related to on-chip inductance effects, starting with a brief overview of Maxwell's equations.
The quasi-static assumption and its implications for analysis of VLSl interconnects are discussed. It is then shown how interconnects can be represented using partial element equivalent circuit (PEEC) models. The complexity of current flow in VLSl circuits IS then examined and the PEEC-based model required to represent it is presented. The importance is shown of constructing a comprehensive model that includes substantial portions of the power and ground grid surrounding the signal net to model the distributed current return paths. The importance is shown of modeling the power grid decoupling capacitance, power grid supply pads, signal net coupling capacitance, and local power and ground connections of the driver and receiver gates.
Blaauw
Methods are explained for simulating the constructed model and techniques that can be used to speed-up the simulation of large PEEC models. Simplified approaches are discussed that use so-called loop inductance models, or use RL circuit formulations and are compared with more detailed PEEC models. Results show the trade-off between the accuracy and efficiency of the different methods. The applicability of each method at different stages of the design is discussed. Experimental results are based on simulations of industrial circuits, including a global clock net structure of a large multi-gigahertz processor. 
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Inductive Effects
I Electromagnetic Field Equations (Maxwell)
Relation between electric field &charges (Gauss' law) m Electric field starts and ends on charges
Source free nature of magnetic field II magnetic field forms closed loops 
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Loop Inductance Approach
Use RL PEEC model and solve In frequency domain '
Step 1: Define grid, signal topology ,T*C,-~ Step 2. Define port at the driver end and short the receiver end of the signal.
Step 3. Compute loop impedance
Step 4: Construct a lumped circuit model using the loop resistance and inductance with interconnect and load capacitance.
LUMPED RLC MODEL
Can be extended to a distributed model 
